To accommodate the growing demand on higher speeds, low latencies and low energy consumption, the interconnections within and between data centers are supposed to be implemented as optical fiber and waveguide interconnects in future. Optical fiber interconnects provide several advantages over their electrical counterparts as they enable higher bandwidth densities and lower losses at high frequencies over distances longer than few centimeters. However, nowadays optical fiber interconnects are usually not very energy-efficient. The systems in optical networks are mostly optimized for running at their peak performance to transmit the information with the highest available error-free data rate. But the work load of a processor system and hence of an optical link is not constant and varies over time due to the demand of the running applications and users. Therefore, optical interconnects consume the same high power at all times even if lower performance is required.
at a data rate of 20 Gb/s with a link efficiency of 7.3 pJ/bit. 4 Nowadays, single VCSEL-based non-return-tozero (NRZ) optical links can go up to 71 Gb/s. 5 Even on-chip optical interconnects are proposed. 6 However, such interconnects still show a worse energy efficiency of 7.3 pJ/bit to 25 pJ/bit for data rates not higher than 71 Gb/s. Furthermore, optical interconnection systems are rather static in their performance and are optimized for the peak performance of the link. In contrast the link workload is not constant over time due to user and applications use, as shown in Fig. 1 . Therefore, also even optical interconnects do not achieve their maximum efficiency today.
By implementing dynamic transmission systems with tunable performance and power consumption more energy can be saved. Recently some dynamic link concepts have been proposed on network level, e.g. by routing and switching optimization. [7] [8] [9] However, no adaptivity on system and component level has been implemented into systems nowadays.
In this paper, a new method for the adaptive tuning of optical communication links is described. In this way the performance and the power consumption of the electrical transceiver circuitry is adapted to the present transmission workload by changing their operating points, i.e. their bias currents. The results of investigations in two research projects are reviewed: 1) Highly adaptive energy-efficient computing (HAEC), a collaborative research center which includes the development of optical on-board NRZ links with polymer optical waveguides and adaptive integrated circuits (ICs) in SiGe BiCMOS technology, 10, 11 and 2) Adaptive data and power aware transceivers for optical communication (ADDAPT), a EU FP7 project which focuses on a 4-channel transceiver for optical high-speed energy-efficient NRZ links with multimode fibers (MMF) and adaptive ICs in 14 nm CMOS technology, [12] [13] [14] The investigations on IC adaptivity in both projects show that with adaptive tuning of the performance of the transceivers, more than 50 % of the system's power consumption can be reduced.
ADAPTIVE OPTICAL LINKS
The main blocks of an optical interconnect are shown in Fig. 2 . Mostly a multiplexer (MUX) serializes multiple low data rate electrical interfaces to one high-speed bit stream. This signal is fed to a laser, e.g. a VCSEL, by a laserdiode driver (LDD). The LDD provides the signal current for direct laser modulation. In this way the VCSEL converts the high-speed current signal from the electrical to the optical domain. After transmission over an optical fiber or waveguide the signal is received by a photodetector (PD) which converts the optical signal back to the electrical domain. After amplification by a receiver amplifier the data is restored by a clock and data recovery (CDR) and finally the high-speed data stream is parallelized by a demultiplexer (DEMUX) to lower rate interfaces. The receiver amplifier normally consists of a transimpedance amplifier (TIA) as input stage and a main amplifier (MA) which can be a limiting amplifier (LA) or variable gain (VG) amplifier. The TIA is essential to convert the weak photocurrent to a large voltage while the MA further boosts the voltage signal swings to logic levels.
As it can be seen from Fig. 2 , most of the transceiver building blocks are electrical circuitry. Especially, the analog ICs are the ones with high power consumption to reach high speeds. By implementing adaptive tuning methods the performance of the ICs can be adjusted to the link requirements and therefore also the power consumption can be reduced. The basic concept of this tuning is shown in Fig. 3 . The adaptation is implemented by changing the operating points (primarily the bias currents) and the load impedances of the circuits at the same time. 16 If lower incoming data rates are present, the supply current I ss of the circuits can be reduced. This obviously lowers the power consumption P DC . At the same time the transconductance g m and transit frequency f t of the transistors are decreased. As a consequence both, the bandwidth on the one hand but also gain on the other hand are lowered. Since a constant output level is required for driving a laser or a CDR, the gain drop the MA has to be compensated. This can be achieved either by simultaneously increasing the load impedance R D of the MA or, for a receiver amplifier as a combination of TIA and MA, by increasing the TIA gain via tuning the feedback resistance R F which results in a VG-TIA. 17 Furthermore, complete ICs or parts of them can be switched off to save power. In the following section the several adaptivity approaches are described in more detail and the power saving potential is shown.
ADAPTIVE BROADBAND CIRCUITS

Adaptive receiver amplifier
First, an adaptive receiver amplifier with continuous bandwidth and power consumption tuning has been realized in a 0.13 µm SiGe BiCMOS technology. 18 The TIA consists of three main parts: a VG-TIA input stage for the current-to-voltage conversion, a main amplifier (MA) for the amplification and the output driver which is only used for measurement purposes for matching to the impedance of the equipment. By reducing the current of the MA, as it is illustrated in Fig. 3 , the performance and also the power consumption can be reduced. However, this reduction is accompanied by a gain drop of the MA. Therefore, a gain drop compensation is implemented in the TIA input stage. The feedback resistance R F , which defines the transimpedance gain, can be adjusted by using a field-effect transistor (FET), which operates in the ohmic region as a steerable resistor, controlled via V RF . If V RF is decreased, the feedback resistance and thus the input impedance as well as the gain of the VG-TIA input stage become higher. In this way the overall gain can be kept constant and the circuit can be tuned continuously. The frequency response of the continuous adaptive receiver amplifier for several operating points is shown on the left hand side of Fig. 4 . A maximum data rate of 88 Gb/s at a power consumption (TIA core without the output driver) of approximate 30 mW was achieved. By reducing the current and therefore the power consumption to approximately 18 mW a data rate of 20 Gb/s can be accommodated while the amplifier gain remains constant at 64 dbΩ. In this way 40 % of power can be saved while the amplification remains the same. Figure 5 shows the measured electrical eye diagrams in low (at 20 Gb/s) and high performance (at 50 Gb/s) states. Thereby, the measured data rate of 50 Gb/s was limited by the available measurement equipment. Currently, only one stage of the MA was equipped with the adaptive tuning feature. By applying the supply current reduction to the other amplifier interstages, an overall current and power consumption decrease of more than 50 % is expected. A second design in 0.13 µm SiGe BiCMOS involves a discrete adaptive receiver amplifier. Basically, its structure is similar to the continuous adaptive receiver amplifier, but without the VG option in the TIA input stage. Instead, the compensation of the gain drop due to the reduction of the bias current in the MA is realized by adjusting the load impedance of the MA, as shown on the left hand side of Fig. 3 . In this case the load resistances R D of the MA are replaced with discrete tunable impedance. In a proof of concept a network with two discrete values has been implemented in one of the MA stages to realize two operating modes: a fast-mode at 43 Gb/s and a slow-mode at 6 Gb/s, as shown on the right hand side of Fig. 4 . Switching from fast to slow operating mode by reducing the MA supply currents, the overall power consumption of the receiver amplifier decreases from 74 mW to 66 mW. Thereby, the transimpedance gain remains constant at 67 dBΩ due to changing the load impedance network. Also for this discrete adaptive receiver amplifier an overall reduction of the power consumption by 50 % is expected if the currents of all amplifier interstages are decreased as well.
A similar approach is used for a further receiver amplifier realized in a 28 nm super-low power (SLP) CMOS process. 19 The current of the PD is amplified and converted into a voltage by the TIA input stage. Then the voltage signal is further amplified by a LA. In this case six differential amplifiers are used in order to achieve the necessary amplification. The current of the TIA and LA stages can be controlled by their bias currents respectively. By decreasing the currents the bandwidth and also the power consumption are reduced while also the gain drops. As an adaptive receiver must have constant output levels and hence a constant small-signal transimpedance gain regardless of the operating current and the bandwidth, this gain drop in the LA has to be compensated. Therefore, the gain is controlled by an external voltage which increases the load resistance. To show the functionality of the adaptive receiver amplifier, two operating modes, a high performance (at 30 Gb/s) and low performance (at 10 Gb/s) mode, are implemented. The transimpedance gain of the chip is measured in both modes using a vector network analyzer. As it can be seen on the left hand side of Fig. 6 , the change of gain in these settings is less than 1 dB. By switching from the high performance to the low performance mode, the power consumption can be reduced by more than 50 % from 23.5 mW to 11.5 mW. The middle and right hand side charts of Fig. 6 show the error-free single-ended electrical eye diagrams at 10 Gb/s and 30 Gb/s which indicate that the gain remains almost constant while switching between the two operating modes. This is the first power and bandwidth adaptive receiver amplifier for optical communications implemented in CMOS technology.
Adaptive laserdiode drivers
The same adaptivity approaches as described for the receiver amplifiers can be implemented into the LDDs. If a lower data load is present in the network the performance and hence the power consumption of the circuit can be reduced by decreasing the tail currents of the IC. This also decreases the output voltage and current swings of the driver. Therefore, a compensation is implemented by increasing the loads of the driver. To prove this method also in LDD, a very high-speed adaptive laser driver for direct VCSEL modulation was designed in 0.13 µm SiGe BiCMOS technology. By decreasing the currents and increasing load impedance the performance of the driver is reduced from 50 Gb/s to 16 Gb/s while the output driving capabilities remain constant. This is shown in the electrical eye diagram measurements in Fig. 7 . Please note that the highest measurable error-free data rate of 50 Gb/s was limited by the available measurement equipment. As can be seen from Fig. 7 the output amplitudes of the LDD remains constant in both operating modes. However, due to the absence of the VCSEL capacitance for the electrical measurements and since the LDD can be much faster than the 50 Gb/s, no speed change can be observed in this case. By attaching the VCSEL to the driver, the performance reduction can be directly seen, as shown in the chart on the right hand side of Fig. 7 . This adaptivity leads to a significant reduction of the power consumption by 46 % from 132 mW to 72 mW. Figure 7 . Eye diagrams of adaptive LDD in high and low performance operating mode; (left) high performance mode electrical, (middle) low performance mode electrical and (right) low performance mode optical. The speed change in the electrical low performance measurement cannot be observed due to the absence of the VCSEL capacitance and due to the higher performance capability of the LDD.
Another adaptive LDD was realized in 28 nm super-low power (SLP) bulk CMOS technology. Since the bandwidth bottleneck in direct modulated optical links are the optical components and especially the lasers, different methods to enhance the link bandwidth can be implemented. The 28 nm LDD for example includes an adaptive feed-forward equalizer (FFE). With the FEE the modulation signal of the laser will be pre-distorted in a way that it compensates the low-pass behavior of the VCSEL. As a result the overall (optical) link bandwidth is increased. Recently, the world record VCSEL-based NRZ data transmission with a rate of 71 Gb/s was reported using this method. 5 The block diagram of the 28 nm CMOS chip is shown in Fig. 8 . The circuit includes two single-to-differential converter (SDC) input blocks used to provide the data and clock input for the three latches. The input SDCs consume 60 mW. The latches create the constant delay of half bit period in the post cursor which is necessary for the FFE. The outputs of the latches are amplified and combined in the equalizer block. The equalized signal is further amplified using two differential amplifiers "amp" and "out". The equalizer adder consumes approximately 9 mW of DC power. The output block fine tunes the bias current in the VCSEL. The DC power consumption of the entire driver is 160 mW at a maximum data rate of 30 Gb/s. When the equalizer is not needed, in case of low link workload, the circuitry of the FFE can be switched off which saves 22.5 mW of power. Neglecting the SDCs, which are not needed in the integrated system, this corresponds to a power consumption reduction by 22 %. For this the equalizer blocks can be controlled by a separate power pad. The blocks, which are going to be switched off, are two latches and four differential amplifiers. Furthermore, the current mirrors of the equalizer can be fine-tuned changing the gain of the taps in order to optimize the adaptive behavior, to investigate the functionality of a 1-tap equalizer and to adapt the equalization to different VCSELs.
CONCLUSION
A new method to implement a dynamic performance adaptivity into optical transmission systems has been presented in order to adjust these systems to actual workload requirements of the link and to significantly reduce the power consumption of such systems. The adaptivity is implemented, to the best of the authors' knowledge, for the first time on component and circuit level by changing primarily the bias currents of the electrical circuitry while keeping the gain of the analog stages constant. This is achieved by incorporating VG-TIA input stages and tunable resistive loads in the MAs. Furthermore, the power adaptivity and power saving potential of switching off several taps in a FFE LDD has been studied. It has been shown that the power consumption of the ICs can be reduced by up to 50 % by adjusting their performance. With further extension of the adaptivity methods to all interstages of the circuits it is expected that the overall power savings are even beyond 50 %. This significant reduction in energy consumption paves the way for dynamic ultra energy-efficient optical interconnects.
